Skip to main navigation
Skip to search
Skip to main content
New Jersey Institute of Technology Home
Help & FAQ
Home
Profiles
Research units
Facilities
Federal Grants
Research output
Press/Media
Search by expertise, name or affiliation
A Cache-Aware Parallel Implementation of the Push-Relabel Network Flow Algorithm and Experimental Evaluation of the Gap Relabeling Heuristic
David A. Bader
, Vipin Sachdeva
Research output
:
Chapter in Book/Report/Conference proceeding
›
Conference contribution
32
Scopus citations
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'A Cache-Aware Parallel Implementation of the Push-Relabel Network Flow Algorithm and Experimental Evaluation of the Gap Relabeling Heuristic'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Keyphrases
Cache Performance
100%
Parallel Implementation
100%
Delabeling
100%
Push-relabel
100%
Network Flow Algorithms
100%
Symmetric multiprocessor
66%
Parallel Computer
66%
Memory-level Parallelism
66%
Goldberg
66%
Maximum Flow Problem
66%
Fine-grained Lock
66%
Commercial Application
33%
Parallel Algorithm
33%
Sparse Graphs
33%
Research Application
33%
Shared Memory
33%
Graph Problems
33%
Cost Performance
33%
Parallel Analysis
33%
Combinatorial Problems
33%
Experimental Implementation
33%
Modern Systems
33%
Irregular Graph
33%
Deep Memory Hierarchy
33%
Setúbal
33%
Push-relabel Algorithm
33%
Computer Science
Shared Memories
100%
Parallel Implementation
100%
Symmetric Multi-Processor
66%
Parallel Computer
66%
Memory Hierarchy
33%
Parallel Algorithms
33%
Combinatorial Problem
33%