A hierarchically-controlled SIMD machine for 2D DCT on FPGAs

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Scopus citations


Platform FPGA devices are an attractive option for implementing parallel systems on a single chip that can be used as a coprocessor. However, the substantial communication overhead between the host workstation and the FPGAs is a major performance bottleneck. Also, mapping an application to FPGAs still remains a daunting job. To address these problems, this paper describes a Hierarchical SIMD (H-SIMD) machine design with its codesign of a Hierarchical Instruction Set Architecture (HISA). Our proposed H-SIMD design uses an FPGA controller to facilitate ease of program development. It also employs a memory switching scheme to overlap communications with computations as much as possible. The 2-dimensional Discrete Cosine Transform (DCT2 or 2D-DCT) is enlisted to show the effectiveness of the H-SIMD machine.

Original languageEnglish (US)
Title of host publicationProceedings - IEEE International SOC Conference, 2005 SOCC
EditorsD. Ha, R. Krishnamurthy, S. Kim, A. Marshall
Number of pages4
StatePublished - 2005
Event2005 IEEE International SOC Conference - Herndon, VA, United States
Duration: Sep 25 2005Sep 28 2005

Publication series

NameProceedings - IEEE International SOC Conference


Other2005 IEEE International SOC Conference
Country/TerritoryUnited States
CityHerndon, VA

All Science Journal Classification (ASJC) codes

  • General Engineering


Dive into the research topics of 'A hierarchically-controlled SIMD machine for 2D DCT on FPGAs'. Together they form a unique fingerprint.

Cite this