TY - GEN
T1 - An experimental study of BSP sorting algorithms
AU - Gerbessiotis, A. V.
AU - Siniolakis, C. J.
N1 - Publisher Copyright:
© 1998 IEEE
PY - 1998
Y1 - 1998
N2 - The Bulk-Synchronous Parallel (BSP) model of computation has been proposed as a unifying and bridging model for the design, analysis and implementation of parallel algorithms that are both scalable and portable among diverse parallel machines. In this work we implement, using the Oxford BSP Toolset, BSPlib, a number of BSP deterministic and randomized sorting algorithms on a variety of parallel systems, including the SGI Power Challenge and the CRA Y T3D. Our experimental results illustrate the efficiency, portability and reusability of our algorithms across such diverse hardware platforms, and reinforce our claim that the BSP model can be used as a kind of programming paradigm.
AB - The Bulk-Synchronous Parallel (BSP) model of computation has been proposed as a unifying and bridging model for the design, analysis and implementation of parallel algorithms that are both scalable and portable among diverse parallel machines. In this work we implement, using the Oxford BSP Toolset, BSPlib, a number of BSP deterministic and randomized sorting algorithms on a variety of parallel systems, including the SGI Power Challenge and the CRA Y T3D. Our experimental results illustrate the efficiency, portability and reusability of our algorithms across such diverse hardware platforms, and reinforce our claim that the BSP model can be used as a kind of programming paradigm.
UR - http://www.scopus.com/inward/record.url?scp=85058859404&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85058859404&partnerID=8YFLogxK
U2 - 10.1109/EMPDP.1998.647236
DO - 10.1109/EMPDP.1998.647236
M3 - Conference contribution
AN - SCOPUS:85058859404
T3 - Proceedings of the 6th Euromicro Workshop on Parallel and Distributed Processing, PDP 1998
SP - 479
EP - 485
BT - Proceedings of the 6th Euromicro Workshop on Parallel and Distributed Processing, PDP 1998
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 6th Euromicro Workshop on Parallel and Distributed Processing, PDP 1998
Y2 - 21 January 1998 through 23 January 1998
ER -