Architecture of a Memory-Memory-Memory CLOS-Network Packet Switch for Large-Scale Switchs Using Internally-Buffered Switches and Scheduling Schemes to Transmit Packets in Sequence.

Roberto Rojas-Cessa (Inventor), Ziqian Dong (Inventor)

Research output: InnovationPatent

Fingerprint

Dive into the research topics of 'Architecture of a Memory-Memory-Memory CLOS-Network Packet Switch for Large-Scale Switchs Using Internally-Buffered Switches and Scheduling Schemes to Transmit Packets in Sequence.'. Together they form a unique fingerprint.

Engineering & Materials Science