CIXB-1: Combined input-one-cell-crosspoint buffered switch

Roberto Rojas-Cessa, Eiji Oki, Zhigang Jing, H. Jonathan Chao

Research output: Chapter in Book/Report/Conference proceedingConference contribution

195 Scopus citations


Buffered crossbars have been considered as an alternative for non-buffered crossbars to improve switching throughput. The drawback of a buffered crossbar is the memory amount that is proportional to the square of the number of ports (O(N2)). This is not the main limitation when the buffer size is kept to a minimum size such that implementation is feasible. For a small buffer size, the number of ports of a switch module is not limited by the memory amount but by the pin count. We propose a novel architecture: a Combined Input-One-cell-Crosspoint Buffer crossbar (CIXB-1) with Virtual Output Queues (VOQs) at the inputs and round-robin arbitration. We show that the proposed architecture can provide 100% throughput under uniform traffic. A CIXB-1 offers several advantages for a feasible implementation such as scalability and timing relaxation. With the currently available memory technology, a one-cell crosspoint buffered switch is feasible for a 32 × 32 fabric module.

Original languageEnglish (US)
Title of host publication2001 IEEE Workshop on High Performance Switching and Routing
Number of pages6
StatePublished - 2001
Externally publishedYes
Event2001 IEEE Workshop on High Performance Switching and Routing - Dallas, TX, United States
Duration: May 29 2001May 31 2001

Publication series

Name2001 IEEE Workshop on High Performance Switching and Routing


Other2001 IEEE Workshop on High Performance Switching and Routing
Country/TerritoryUnited States
CityDallas, TX

All Science Journal Classification (ASJC) codes

  • General Engineering


Dive into the research topics of 'CIXB-1: Combined input-one-cell-crosspoint buffered switch'. Together they form a unique fingerprint.

Cite this