Skip to main navigation
Skip to search
Skip to main content
New Jersey Institute of Technology Home
Help & FAQ
Home
Profiles
Research units
Equipment
Projects
Research output
Search by expertise, name or affiliation
Design for testability to combat delay faults
Jacob Savir
Electrical and Computer Engineering
Research output
:
Contribution to conference
›
Paper
›
peer-review
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'Design for testability to combat delay faults'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Engineering & Materials Science
Design for testability
100%
Shift registers
44%
Costs
13%