Dielectric-semiconductor interface for high-k gate dielectrics for sub-16nm CMOS technology

D. Misra, M. N. Bhuyian, Y. Ding

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Scopus citations

Abstract

Scaling for sub-16 nm CMOS technology requires EOT scaling of gate dielectric beyond 0.7 nm. Various atomic layer deposition (ALD) methods of HfO2-based high-k gate dielectrics are currently underway to enhance the dielectric constant and reliability in order to meet the above requirements. In this work we evaluated the interface of samples with cyclic deposition of ALD Hf1-xZrxO2 where the dielectrics were exposed to intermediate slot plane antenna (SPA) Ar plasma (DSDS) or annealing (DADA). Zr addition in HfO2 seems to modify the charge state of the oxygen vacancy formation. The cyclic SPA plasma exposure further reduces the oxygen vacancy formation because of the film densification. We also studied the High-k/Si interface by varying the Al percentage and distribution in HfO2 when HfAlOx and HfO2 are deposited by ALD in a multi-layered structure. Presence of excess Al in the interfacial layer moderately increased the interface state density. It is because of the structure of hafnium aluminum oxide film. Devices with less than 2% Al/(Hf+Al)% showed a resistance to stress. When high-k dielectrics are deposited on high-mobility substrates like Ge and III-V materials the electrical performance in these devices depends on the high-k deposition process, precise selection of deposition parameters, predeposition surface treatments and subsequent annealing temperatures. This work outlines some of the recent developments of EOT scaling of high-k gate dielectrics on Ge and how it impacts the interface.

Original languageEnglish (US)
Title of host publicationProceedings of the 2015 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages95-98
Number of pages4
ISBN (Electronic)9781479983636
DOIs
StatePublished - Sep 30 2015
Event11th IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2015 - Singapore, Singapore
Duration: Jun 1 2015Jun 4 2015

Publication series

NameProceedings of the 2015 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2015

Other

Other11th IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2015
CountrySingapore
CitySingapore
Period6/1/156/4/15

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Keywords

  • Equivalent oxide thickness (EOT)
  • HfAlO
  • interface state density (D)
  • slot-plane-antenna (SPA) plasma

Fingerprint Dive into the research topics of 'Dielectric-semiconductor interface for high-k gate dielectrics for sub-16nm CMOS technology'. Together they form a unique fingerprint.

Cite this