Distributed generation of weighted random patterns

Research output: Contribution to conferencePaperpeer-review

2 Scopus citations


A new weighted random pattern (WRP) design for testability (DFT) is described where the shift register latches (SRLs) distributed throughout the chip are modified so that they can generate biased pseudorandom patterns upon demand. A two-bit code is transmitted to each WRP SRL to determine its specific weight. The WRP test is then divided into groups, where each group is activated with a different set of weights. The weights are dynamically adjusted during the course of the test to 'go after' the remaining untested faults. The cost and performance of this design system are explored on three pilot chips. Results of this experiment are provided in the paper.

Original languageEnglish (US)
Number of pages8
StatePublished - 1998
EventProceedings of the 1998 16th IEEE VLSI Test Symposium - Monterey, CA, USA
Duration: Apr 26 1998Apr 30 1998


OtherProceedings of the 1998 16th IEEE VLSI Test Symposium
CityMonterey, CA, USA

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Electrical and Electronic Engineering


Dive into the research topics of 'Distributed generation of weighted random patterns'. Together they form a unique fingerprint.

Cite this