Skip to main navigation
Skip to search
Skip to main content
New Jersey Institute of Technology Home
Help & FAQ
Home
Profiles
Research units
Facilities
Federal Grants
Research output
Press/Media
Search by expertise, name or affiliation
Efficient LU factorization on FPGA-based machines
Xiaofang Wang
,
Sotirios G. Ziavras
,
Jacob Savir
Electrical and Computer Engineering
Graduate Studies
Office of the Provost
Research output
:
Chapter in Book/Report/Conference proceeding
›
Conference contribution
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'Efficient LU factorization on FPGA-based machines'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Keyphrases
Field Programmable Gate Arrays
100%
Array-based
100%
LU Factorization
100%
Programmable System-on-Chip (PSoC)
50%
Performance Improvement
25%
Parallel Computing
25%
Silicon Technology
25%
Linear Equations
25%
Electrical Energy
25%
Innovative Approach
25%
Large Systems
25%
Computing Platform
25%
Parallel Machines
25%
Technological Fields
25%
Network of Workstations
25%
Performance Results
25%
System of Linear Equations
25%
Power Flow
25%
Large Sparse Matrices
25%
Nios
25%
Altera
25%
Development Board
25%
Computing Machines
25%
Microarray Technology
25%
Reconfigurable Computing
25%
Multi-copy
25%
Robust System
25%
Configurable Computing
25%
Configurable Processor
25%
Computer Science
Field Programmable Gate Arrays
100%
Linear Equation
50%
Computing Platform
25%
Application Area
25%
Supercomputer
25%
Parallel Machine
25%
Parallel Computing
25%
reconfigurable computing
25%
Configurable Processor
25%
Development Board
25%
Engineering
Field Programmable Gate Arrays
100%
Linear Equation
50%
Engineering
25%
Silicon Technology
25%
Electrical Power
25%
Application Area
25%
Power Flow
25%
Field Programmable Gate Array Technology
25%
Development Board
25%