Electrical characterization of dry and wet processed interface layer in Ge/High-K devices

Y. M. Ding, D. Misra, M. N. Bhuyian, Kandabara Tapily, Robert D. Clark, Steve Consiglio, Cory S. Wajda, Gert J. Leusink

Research output: Contribution to journalArticlepeer-review

5 Scopus citations

Abstract

In this work, the dry and wet processed interface layers for three different p type Ge/atomic layer deposition (ALD) 1 nm-Al2O3/ALD 3.5 nm-ZrO2/ALD TiN gate stacks on 300 mm wafers were studied at low temperatures by capacitance-voltage (CV), conductance-voltage measurement, and deep level transient spectroscopy. The interface treatments were (1) simple chemical oxidation (Chemox); (2) chemical oxide removal (COR) followed by 1 nm oxide by slot-plane-antenna (SPA) plasma (COR and SPAOx); and (3) COR followed by vapor O3 treatment (COR and O3). Since low temperature measurements are more reliable, several parameters like equivalent oxide thickness, flatband voltage, bulk doping, and surface potential as a function of gate voltage are reported. Different temperature CV measurement suggests that all the samples are pinned at flat band voltage (Cit give a pseudoaccumulation region) due to large Dit (larger than 1013cm-2/eV). Room temperature measurement indicates that superior results were observed for slot-plane-plasma-oxidation processed samples.

Original languageEnglish (US)
Article number021203
JournalJournal of Vacuum Science and Technology B: Nanotechnology and Microelectronics
Volume34
Issue number2
DOIs
StatePublished - Mar 2016

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Instrumentation
  • Process Chemistry and Technology
  • Surfaces, Coatings and Films
  • Electrical and Electronic Engineering
  • Materials Chemistry

Fingerprint Dive into the research topics of 'Electrical characterization of dry and wet processed interface layer in Ge/High-K devices'. Together they form a unique fingerprint.

Cite this