Skip to main navigation
Skip to search
Skip to main content
New Jersey Institute of Technology Home
Help & FAQ
Home
Profiles
Research units
Facilities
Federal Grants
Research output
Press/Media
Search by expertise, name or affiliation
FPGA-based vector processing for matrix operations
Yang Hongyan
,
Sotirios G. Ziavras
, Hu Jie
Electrical and Computer Engineering
Graduate Studies
Office of the Provost
Research output
:
Chapter in Book/Report/Conference proceeding
›
Conference contribution
2
Scopus citations
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'FPGA-based vector processing for matrix operations'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Keyphrases
Field Programmable Gate Arrays
100%
Vector Computation
100%
Array-based
100%
Matrix Operation
100%
Vector Processor
50%
M-matrix
50%
Parallel Computing
25%
Linear Equations
25%
Tightly Coupled
25%
Efficient Implementation
25%
Xilinx
25%
Scalar
25%
Array chip
25%
Single Precision Floating Point
25%
Computation-intensive
25%
IEEE-754
25%
Sparse Matrix Transform
25%
Actual Power
25%
Power Flow Analysis
25%
Five Stages
25%
Sparse Solvers
25%
RISC
25%
Power Matrix
25%
Computer Science
Field Programmable Gate Arrays
100%
Vector Processing
100%
Matrix Operation
100%
Vector Processor
50%
Linear Equation
25%
Parallel Computing
25%
Intensive Computation
25%
Efficient Implementation
25%
Floating Point
25%
Single Precision
25%
Engineering
Field Programmable Gate Arrays
100%
Matrix Operation
100%
Nodes
25%
Linear Equation
25%
Flow Analysis
25%
Efficient Implementation
25%
Power Flow
25%
Floating Point
25%
Actual Power
25%
Sparse Solver
25%