TY - GEN
T1 - FPGA-based vector processor for algebraic equation solvers
AU - Yang, Hongyan
AU - Ziavras, Sotirios G.
PY - 2005
Y1 - 2005
N2 - In this paper, a vector unit tightly coupled with a five-stage pipelined scalar processor is designed and implemented on an FPGA platform. This system supports IEEE 754 single-precision floating-point calculations and sparse matrix operations. The W-matrix linear equation solution method for sparse systems is run on this vector processor. The obtained performance demonstrates that large linear algebraic equations, a great challenge to general-purpose processors, can be solved efficiently on our vector processor.
AB - In this paper, a vector unit tightly coupled with a five-stage pipelined scalar processor is designed and implemented on an FPGA platform. This system supports IEEE 754 single-precision floating-point calculations and sparse matrix operations. The W-matrix linear equation solution method for sparse systems is run on this vector processor. The obtained performance demonstrates that large linear algebraic equations, a great challenge to general-purpose processors, can be solved efficiently on our vector processor.
UR - http://www.scopus.com/inward/record.url?scp=30844470443&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=30844470443&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:30844470443
SN - 0780392647
SN - 9780780392649
T3 - Proceedings - IEEE International SOC Conference
SP - 115
EP - 116
BT - Proceedings - IEEE International SOC Conference, 2005 SOCC
A2 - Ha, D.
A2 - Krishnamurthy, R.
A2 - Kim, S.
A2 - Marshall, A.
T2 - 2005 IEEE International SOC Conference
Y2 - 25 September 2005 through 28 September 2005
ER -