@inproceedings{2db4c0dbafdb44f4bf08bed1987b727c,
title = "Impact of constant voltage stress on high-κ gate dielectric for RF IC performance",
abstract = "Challenges in modem CMOS RF IC design include optimizing gain, noise and linearity. These parameters are highly dependent on transconductance (g m) and threshold voltage (Vt). Introduction of high-κ dielectrics with metal gates in advanced CMOS gate stacks requires that the impact of any variation of gm and Vt due to stress on RFIC performance needs to be investigated thoroughly. This paper investigates the effect of positive constant voltage stress (CVS) on device parameter degradation which may have a potential impact on analog and mixed-signal CMOS circuitry. Significant decrease in gm and increase in Vt was observed under CVS due to electron trapping.",
author = "Paliwoda, {P. C.} and D. Misra",
year = "2011",
doi = "10.1149/1.3633056",
language = "English (US)",
isbn = "9781566779036",
series = "ECS Transactions",
publisher = "Electrochemical Society Inc.",
number = "3",
pages = "415--419",
booktitle = "Physics and Technology of High-k Materials 9",
edition = "3",
note = "9th International Symposium on High Dielectric Constant and Other Dielectric Materials for Nanoelectronics and Photonics - 220th ECS Meeting ; Conference date: 10-10-2011 Through 12-10-2011",
}