Layout Influences Testability

Thomas H. Spencer; Jacob Savir

doi:10.1109/TC.1985.1676573

Layout Influences Testability

Thomas H. Spencer, Jacob Savir

Research output: Contribution to journal › Article › peer-review

8 Scopus citations

Abstract

This correspondence addresses actual implementation of a multiway fan-out and its effect on test generation. If a test generation ignores the fan-out implementation faults may be left undetected by the test set. Moreover, different implementations of the multiway fan-out may lead to different fault coverages. Careless implementation of the fan-out may also yield undetectable faults. Some guidelines for fan-out implementation that may enhance testability are given in this correspondence.

Original language	English (US)
Pages (from-to)	287-290
Number of pages	4
Journal	IEEE Transactions on Computers
Volume	C-34
Issue number	3
DOIs	https://doi.org/10.1109/TC.1985.1676573
State	Published - Mar 1985
Externally published	Yes

All Science Journal Classification (ASJC) codes

Software
Theoretical Computer Science
Hardware and Architecture
Computational Theory and Mathematics

Keywords

Boolean difference
fan-out
layout
masking
reconvergent fan-out

Access to Document

10.1109/TC.1985.1676573

Cite this

@article{2fb8b87c433b4505be0c1724c5867d47,

title = "Layout Influences Testability",

abstract = "This correspondence addresses actual implementation of a multiway fan-out and its effect on test generation. If a test generation ignores the fan-out implementation faults may be left undetected by the test set. Moreover, different implementations of the multiway fan-out may lead to different fault coverages. Careless implementation of the fan-out may also yield undetectable faults. Some guidelines for fan-out implementation that may enhance testability are given in this correspondence.",

keywords = "Boolean difference, fan-out, layout, masking, reconvergent fan-out",

author = "Spencer, {Thomas H.} and Jacob Savir",

year = "1985",

month = mar,

doi = "10.1109/TC.1985.1676573",

language = "English (US)",

volume = "C-34",

pages = "287--290",

journal = "IEEE Transactions on Computers",

issn = "0018-9340",

publisher = "IEEE Computer Society",

number = "3",

}

TY - JOUR

T1 - Layout Influences Testability

AU - Spencer, Thomas H.

AU - Savir, Jacob

PY - 1985/3

Y1 - 1985/3

N2 - This correspondence addresses actual implementation of a multiway fan-out and its effect on test generation. If a test generation ignores the fan-out implementation faults may be left undetected by the test set. Moreover, different implementations of the multiway fan-out may lead to different fault coverages. Careless implementation of the fan-out may also yield undetectable faults. Some guidelines for fan-out implementation that may enhance testability are given in this correspondence.

AB - This correspondence addresses actual implementation of a multiway fan-out and its effect on test generation. If a test generation ignores the fan-out implementation faults may be left undetected by the test set. Moreover, different implementations of the multiway fan-out may lead to different fault coverages. Careless implementation of the fan-out may also yield undetectable faults. Some guidelines for fan-out implementation that may enhance testability are given in this correspondence.

KW - Boolean difference

KW - fan-out

KW - layout

KW - masking

KW - reconvergent fan-out

UR - http://www.scopus.com/inward/record.url?scp=0022028305&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0022028305&partnerID=8YFLogxK

U2 - 10.1109/TC.1985.1676573

DO - 10.1109/TC.1985.1676573

M3 - Article

AN - SCOPUS:0022028305

SN - 0018-9340

VL - C-34

SP - 287

EP - 290

JO - IEEE Transactions on Computers

JF - IEEE Transactions on Computers

IS - 3

ER -

Layout Influences Testability

Abstract

All Science Journal Classification (ASJC) codes

Keywords

Access to Document

Other files and links

Fingerprint

Cite this