LAYOUT INFLUENCES TESTABILITY.

T. H. Spencer, J. Savir

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The authors address actual implementation of a multiway fanout and its effect on test generation. If a test generation ignores the fanout implementation, faults may be left undetected by the test set. Moreover, different implementations of the multiway fanout may lead to different fault coverages. Careless implementation of the fanout may also yield undetectable faults. Some guidelines for fanout implementation that may enhance testability are given.

Original languageEnglish (US)
Title of host publicationUnknown Host Publication Title
PublisherIEEE
Pages291-295
Number of pages5
ISBN (Print)0818605638
StatePublished - 1984
Externally publishedYes

All Science Journal Classification (ASJC) codes

  • General Engineering

Fingerprint

Dive into the research topics of 'LAYOUT INFLUENCES TESTABILITY.'. Together they form a unique fingerprint.

Cite this