On broad-side delay test

Jacob Savir, Srinivas Patil

Research output: Contribution to conferencePaperpeer-review

87 Scopus citations

Abstract

A broad-side delay test is a form of a scan-based delay test, where the first vector of the pair is scanned into the chain, and the second vector of the pair is the combinational circuit's response to this first vector. This delay test form is called 'broad-side' since the second vector of the delay test pair is provided in a broad-side fashion, namely through the logic. This paper concentrates on generation of broad-side delay test vectors; shows the results of experiments conducted on the ISCAS sequential benchmarks, and discusses some concerns of the broad-side delay test strategy.

Original languageEnglish (US)
Pages284-290
Number of pages7
StatePublished - Dec 1 1994
Externally publishedYes
EventProceedings of the 12th IEEE VLSI Test Symposium - Cherry Hill, NJ, USA
Duration: Apr 25 1994Apr 28 1994

Other

OtherProceedings of the 12th IEEE VLSI Test Symposium
CityCherry Hill, NJ, USA
Period4/25/944/28/94

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'On broad-side delay test'. Together they form a unique fingerprint.

Cite this