On the characterization of data cache vulnerability in high-performance embedded microprocessors

Shuai Wang, Jie Hu, Sotirios G. Ziavras

Research output: Chapter in Book/Report/Conference proceedingConference contribution

15 Scopus citations

Abstract

Energetic-particle induced soft errors in on-chip cache memories have become a major challenge in designing new generation reliable microprocessors. Uniformly applying conventional protection schemes such as error correcting codes (ECC) to SRAM caches may not be practical where performance, power, and die area are highly constrained, especially for embedded systems. In this paper, we propose to analyze the lifetime behavior of the data cache to identify its temporal vulnerability. For this vulnerability analysis, we develop a new lifetime model. Based on the new lifetime model, we evaluate the effectiveness of several existing schemes in reducing the vulnerability of the data cache. Furthermore, we propose to periodically invalidate clean cache lines to reduce the probability of errors being read in by the CPU. Combined with previously proposed early writeback strategies [1], our schemes achieve a substantially low vulnerability in the data cache, which indicate the necessity of different protection schemes for data items during various phases in their lifetime.

Original languageEnglish (US)
Title of host publicationProceedings - 2006 International Conference on Embedded Computer Systems
Subtitle of host publicationArchitectures, Modeling and Simulation, IC-SAMOS 2006
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages14-20
Number of pages7
ISBN (Print)1424401550, 9781424401550
DOIs
StatePublished - Jan 1 2006
Event2006 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2006 - Samos, Greece
Duration: Jul 17 2006Jul 20 2006

Publication series

NameProceedings - 2006 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2006

Other

Other2006 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2006
CountryGreece
CitySamos
Period7/17/067/20/06

All Science Journal Classification (ASJC) codes

  • Computer Science(all)

Fingerprint Dive into the research topics of 'On the characterization of data cache vulnerability in high-performance embedded microprocessors'. Together they form a unique fingerprint.

Cite this