Performance analysis of an ATM MUX with a new space priority mechanism under on-off arrival processes

Jongho Bang, Nirwan Ansari, Sirin Tekinay

Research output: Contribution to journalArticlepeer-review


We propose a new space priority mechanism, and analyze its performance in a single Constant Bit Rate (CBR) server. The arrival process is derived from the superposition of two types of traffics, each in turn results from the superposition of homogeneous ON-OFF sources that can be approximated by means of a two-state Markov Modulated Poisson Process (MMPP). The buffer mechanism enables the Asynchronous Transfer Mode (ATM) layer to adapt the quality of the cell transfer to the Quality of Service (QoS) requirements and to improve the utilization of network resources. This is achieved by "Selective-Delaying and Pushing-In" (SDPI) cells according to the class they belong to. The scheme is applicable to schedule delay-tolerant non-real time traffic and delay-sensitive real time traffic. Analytical expressions for various performance parameters and numerical results are obtained. Simulation results in term of cell loss probability conform with our numerical analysis.

Original languageEnglish (US)
Pages (from-to)128-135
Number of pages8
JournalJournal of Communications and Networks
Issue number2
StatePublished - Jun 2002

All Science Journal Classification (ASJC) codes

  • Information Systems
  • Computer Networks and Communications


  • ATM
  • Buffer management
  • Priority mechanism
  • SDPI


Dive into the research topics of 'Performance analysis of an ATM MUX with a new space priority mechanism under on-off arrival processes'. Together they form a unique fingerprint.

Cite this