Performance study of the NSW_IUT bandwidth balancing mechanism

Dennis Karvelas, Michail Papamichail

Research output: Contribution to journalConference articlepeer-review

1 Scopus citations


The No Slot Wasting Immediately Using the TAR bit (NSW_IUT) bandwidth balancing mechanism has been recently proposed for dual bus architectures. NSW_IUT is a variation of the No Slot Wasting Bandwidth Balancing (NSW_BWB) mechanism and it can also introduce bandwidth fairness into a DQDB network without wasting channel slots. In addition, it enables lightly loaded stations to use more effectively the TAR=1 bits they observe and improve considerably their delay performance. In this paper, we use simulation to carry out a thorough investigation of the delay performance of the NSW_IUT mechanism under a single and multiple priority classes of traffic as well as under the presence of erasure nodes. Throughout our study, we also compare NSW_IUT with NSW_BWB as well as with the bandwidth balancing of the IEEE 802.6 standard.

Original languageEnglish (US)
Pages (from-to)750-757
Number of pages8
JournalProceedings - IEEE INFOCOM
StatePublished - 1994
EventProceedings of the IEEE INFOCOM'94. Part 2 (of 3) - Toronto, Ont, Can
Duration: Jun 12 1994Jun 16 1994

All Science Journal Classification (ASJC) codes

  • General Computer Science
  • Electrical and Electronic Engineering


Dive into the research topics of 'Performance study of the NSW_IUT bandwidth balancing mechanism'. Together they form a unique fingerprint.

Cite this