## Abstract

The solution to a set of linear equations given in the form Ax = b, where A is an n×n sparse matrix and b is an n-element vector, can be obtained with the W-matrix method for power flow studies. The characteristics of this method are explored here for sparse linear systems present in such studies and an enhanced vector processor is proposed to support them directly in hardware. The effects of customized instructions, instruction chaining, and matrix density are evaluated. The impact of multiple pipelined functional units, multiple data buses, and vector register size is analyzed as well. Our implementation of the vector processor on an FPGA (Field-Programmable Gate Array) is discussed and benchmark results are presented.

Original language | English (US) |
---|---|

Article number | 492-060 |

Pages (from-to) | 96-99 |

Number of pages | 4 |

Journal | Series on Energy and Power Systems |

State | Published - 2005 |

Event | 5th IASTED International Conference on Power and Energy Systems, PES 2005 - Marina del Rey, CA, United States Duration: Oct 24 2005 → Oct 26 2005 |

## All Science Journal Classification (ASJC) codes

- Engineering(all)

## Keywords

- FPGA
- Power flow
- Sparse matrix
- Vector computer