Single-clock, single-latch, scan design

Amit M. Sheth; Jacob Savir

doi:10.1109/TIM.2003.818550

Single-clock, single-latch, scan design

Amit M. Sheth, Jacob Savir

Electrical and Computer Engineering

Research output: Contribution to journal › Article › peer-review

1 Scopus citations

Abstract

This correspondence describes a new single-latch scan design that uses a single clock for both scan and functional operations. A test mode signal differentiates between normal and test operations. This new design enjoys savings in circuits, pins, test time, and also enjoys the benefits of a high-speed scan capability.

Original language	English (US)
Pages (from-to)	1455-1457
Number of pages	3
Journal	IEEE Transactions on Instrumentation and Measurement
Volume	52
Issue number	5
DOIs	https://doi.org/10.1109/TIM.2003.818550
State	Published - Oct 2003

All Science Journal Classification (ASJC) codes

Instrumentation
Electrical and Electronic Engineering

Keywords

Hardware overhead
Level sensitive scan design (LSSD)
Scan design
Shift register latch

Access to Document

10.1109/TIM.2003.818550

Cite this

@article{58b04714f32144d48c0e66b6dbf12fcc,

title = "Single-clock, single-latch, scan design",

abstract = "This correspondence describes a new single-latch scan design that uses a single clock for both scan and functional operations. A test mode signal differentiates between normal and test operations. This new design enjoys savings in circuits, pins, test time, and also enjoys the benefits of a high-speed scan capability.",

keywords = "Hardware overhead, Level sensitive scan design (LSSD), Scan design, Shift register latch",

author = "Sheth, \{Amit M.\} and Jacob Savir",

year = "2003",

month = oct,

doi = "10.1109/TIM.2003.818550",

language = "English (US)",

volume = "52",

pages = "1455--1457",

journal = "IEEE Transactions on Instrumentation and Measurement",

issn = "0018-9456",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "5",

}

TY - JOUR

T1 - Single-clock, single-latch, scan design

AU - Sheth, Amit M.

AU - Savir, Jacob

PY - 2003/10

Y1 - 2003/10

N2 - This correspondence describes a new single-latch scan design that uses a single clock for both scan and functional operations. A test mode signal differentiates between normal and test operations. This new design enjoys savings in circuits, pins, test time, and also enjoys the benefits of a high-speed scan capability.

AB - This correspondence describes a new single-latch scan design that uses a single clock for both scan and functional operations. A test mode signal differentiates between normal and test operations. This new design enjoys savings in circuits, pins, test time, and also enjoys the benefits of a high-speed scan capability.

KW - Hardware overhead

KW - Level sensitive scan design (LSSD)

KW - Scan design

KW - Shift register latch

UR - https://www.scopus.com/pages/publications/0242720743

UR - https://www.scopus.com/inward/citedby.url?scp=0242720743&partnerID=8YFLogxK

U2 - 10.1109/TIM.2003.818550

DO - 10.1109/TIM.2003.818550

M3 - Article

AN - SCOPUS:0242720743

SN - 0018-9456

VL - 52

SP - 1455

EP - 1457

JO - IEEE Transactions on Instrumentation and Measurement

JF - IEEE Transactions on Instrumentation and Measurement

IS - 5

ER -

Single-clock, single-latch, scan design

Abstract

All Science Journal Classification (ASJC) codes

Keywords

Access to Document

Other files and links

Fingerprint

Cite this